This paper deals with the experimental validation of equalization technique of RC-line degradations based on a negative group delay (NGD) active circuit. The feasibility of this method is illustrated by brief theoretical recalls. Formulas permitting the synthesis of this NGD circuit according to the RC-line parameters are proposed. Then, the analytical predictions are verified by experimental results, which also provide evidence the efficacy of the technique for prototypes in planar hybrid technology. So, for an input square-wave pulse of 25 Msym/s-rate, the rise-time and the propagation delay of the regarded RC-circuit were respectively reduced by 71.4% and 86.4%. As expected, the recovered measured signal shows enhancement of both the raising and trailing edges. Finally, the main benefits provided by this technique compared to the use of repeater are discussed.
Introduction
The last two decades have witnessed the introduction of several new communication services that presented extraordinary challenges to a rapid development of microelectronic equipments. This progress has been accentuated by the growth of the integration density to hundreds of millions of transistors in a single chip [1] . Nowadays, this makes the interconnect structures more and more complicated. Therefore, their effects, especially the time needed for a signal to travel from one part to another part within a chip, cannot be neglected [2] [3] . Such a time assigned as the propagation delay becomes a main issue in modern VLSI/system-on-chip (SoC) designs. To do so, investigations aimed at gaining more insight into the contributions by these interconnects have led some researchers to propose simplified models [4] [5] [6] . But among them, the simplest and the most useful is the Elmore one [4] , which comes back to consider the first-order approximation of the transmission line transfer function, and thus the simple RC-line model. But, interconnects induce a degradation of transition signal assessed by time delay and magnitude distortion values. To cope with this technological problem, a technique of delay reduction based on the use of a repeater as schematized in Fig. 1 (a) was introduced and described in [7] [8] [9] . An easy way to get the gist of this technique is to consider a voltage level, V 0 . For a given threshold level, V T , it is worth recalling that a repeater generates an output with either a low-or a high-level:
(
Of course, this technique is inadequate when for example, the signal, v line (t) is highly attenuated and lower than V T . For this reason, an equalization technique using a negative group delay (NGD) active circuit ( Fig. 1(b) ) was proposed in [10] [11] [12] [13] . As stated in [11] , this NGD equalization technique is ideally aimed at generating an output very similar to the input
). In other words, if the interconnect-and NGD-transfer functions are denoted as G line (s) and G NGD (s), respectively, this technique enables one to fit that one of the whole structure is close to unity:
This implies that: , which constitute the logical justification of the use of the NGD active circuit are expected. Fig. 2 shows that this NGD circuit is composed of a field effect transistor (FET) fed back with an RL series network. To simplify the calculations, the low frequency model of this transistor was considered. According to the circuit-and system-theory, the NGD effect allows loss compensation through induction by the gain of the active circuit as well as an interconnect group delay reduction.
In Section 2 of this paper, the theory of the RC-line model and the principle of the proposed NGD active circuit are both recalled prior to describing analytically the interconnect equalization. Section 3 is devoted to the validation of the presented technique. It explains the procedure of design of the RC-NGD compensator and analyzes the results of measurements made in frequency-and time-domains. Our conclusion is drawn in the last section.
Theoretical Recalls
For simplification purpose, let us consider that interconnects are modeled by RC-lines as illustrated in Fig. 3 . 
RC-line theory
As reported in [7] [8] , such an RC-model presents a transfer function given by:
When regarding the first-order MacLaurin series expansion of the denominator, this quantity can be reduced as follows:
This form of transfer function allows one to consider an equivalent lumped element RC-circuit with a total resistance and capacitance such as:
and
In this case, the Elmore 50% propagation delay [4] is written as:
Furthermore, according to Eq. (6), the group delay exhibited by this RC-line is always positive:
Recall on the NGD circuit theory
As established in [7] , the NGD cell shown in Fig. 1 presents a transfer function expressed as:
It is worth reminding that at very low frequency ( 0 | Z ), this cell exhibits a gain and a group delay defined as:
. (13) It means that in base band frequency, loss compensation
) and NGD ( 0 ) (
) can be achieved on condition that:
Analytical approach of the proposed RC-line equalization
As stated in [7] [8] , thanks to the NGD function, the process of interconnect line delay reduction can be achieved by considering the configuration shown in Fig. 3 . The relevance of this technique is theoretically predicted by the propagation delay expression written below and appropriate for this configuration:
If 0 NGD W , T is undoubtedly lower than the RC-propagation delay described by (9) . Moreover, if the RC-line parameters, R l , C l and d, are known, one can express the R-and Lsynthesis formulas used to realize the equalization of gain and group delay at very low frequency as follows:
These synthesis formulas lead us naturally to the experimental study reported in the next section.
Experimental Validation of the Proposed Technique
To validate this equalization technique, prototypes of RC-, NGD-and RCNGD-circuits were designed and tested in frequency-and time-domains. One should note that the design process and simulations were both performed with ADS designer/simulator from Agilent.
Design Process
To avoid the eventual disruptions caused by the bias network at low frequency, the FET was biased through application of an improved active-load technique, here, PHEMT/ATF-34143 from Avago Technology. This technique was chosen because its characteristics extracted from the nonlinear model, g m = 226 mS and R ds = 27 ȍ, proved to be well suited for this demonstrator of RC-effects equalization. For the given RC-parameters, the RL NGD-circuit values were synthesized by using Eqs. (17) 
Experimental Results and Discussions
The frequency and temporal results under examination in this subsection were respectively recorded by using an R&S ZVRE 9kHz-4GHz vector network analyzer and a 2 Gs/s LeCroy digital oscilloscope.
Frequency Results
As plotted in Figs. 5(a) and 5(b), the measured magnitude, and NGD parts. The group delay of the whole circuit, W(f), is not fully cancelled (Fig. 5(b) ), but it is kept below 4 ns by the NGD circuit. Theoretically, an absolute higher NGD value could be obtained, but a compromise between NGD value, NGD bandwidth and gain flatness has to be found to minimize overshoot or ripple in time-domain. 
Time Domain Results
The schematic diagram in Fig. 6 shows how the setup is organized for temporal measurement. One should note that the square wave pulse is delivered at the highest rate available by the baseband data output of a vector signal generator (R&S SMJ 100A). This digital pulse has a 25-Msym/s rate corresponding to a 40-ns width and an amplitude V 0 = 1V. As explained in Fig. 6 , to avoid cable and connector influences, the procedure was carried out in two steps in order to record, at first, the input and then the output signals (connected to CH1) by using the same synchronization reference signal (connected to CH2). The input pulse, V in , the RC-and RCNGD-circuit output ones V RC , V RCNGD were monitored; moreover , V RC and V RCNGD were resynchronized by using the reference signal. Figure 7 shows that, compared to V RC , the output V RCNGD waveform is reshaped and less distorted. The RC-circuit provides a degraded output leading edge with t rRC | 35 ns as rise time and 50% propagation delay of T RC | 18.50 ns. Hence, the NGD circuit compensation allowed a reduction of both parameters by leading to t rRCNGD | 10 ns and T RCNGD | 2.50 ns, which means relative reductions of 71.4% (1-t rRCNGD /t rRC ) and 86.5% (1-T RCNGD /T RC ). In addition, as illustrated at the top of Fig. 7 , the trailing edge is strongly enhanced. This point is worth being noted when an enhancement of data rate is expected from application of this technique. Fig. 7 . Time-domain responses with an input square pulse (25-Msym/s rate, 2 ns rise-and fall-times) and zoom on twice the symbol duration.
Remarks between Repeater and NGD Active Circuit
It is worth underlining that, as previously reminded, regenerative repeaters characterized by their threshold voltages, V T are sometimes used. Based on the configuration shown in Fig. 1(a) , deeming the degraded voltage, V RC plotted in Fig. 7 , the lowering of V T level would also allow a shortening of the rise time, but it would also increase the fall time. Thus, this proposition is detrimental to the symbol duration, and thus it is not actually consistent for systems with high data rate. However, to control simultaneously time delay and back/front edges, one could design a dual-voltage threshold repeater, of course more complex. According to others, a simple amplification would be sufficient. But, though it would improve the raising edge, it would also contribute to shorten, or lengthen, the symbol duration.
Conclusions
A new technique of interconnect effect equalization, however restricted to RC-line, was investigated and validated. It consists of cascading the line and an NGD active circuit. We show by theory and measurements that the integrity of the degraded signals is enhanced by this technique through a reduction of the propagation delay. To achieve a complete validation and to check the efficacy of the theoretical predictions, the fabricated devices were tested: in frequencydomain, the equalization of the RC-circuit magnitude response and the reduction of its group delay were both evidenced. In time-domain, for a 25 Msym/s-rate signal, an excellent recovery of the degraded signal wave form was obtained. In addition, these measurements confirmed a significant shortening of the rise-time and propagation delay of the distorted signal.
Further investigations will focus on implementation in MMIC technology. To overcome the eventual difficulty of self-integration, ongoing researches deal with the development of an innovative topology of NGD circuit with no inductance.
